The amount of experimental data acquired per plasma discharge at DIII-D has continued to grow. The 
OBJECTIVE
Tests at DIII-D of a new data acquisition computer and new CAMAC components have been prompted by the need for faster transfer of the rapidly rising quantity of diagnostic data and by the declining reliability of existing systems. Installation of an open systems platform running UNIX was expected to provide compatibility with DIII-D's network and also permit use of many hardware and software products on today's market. At the same time, DIII-D's large existing inventory of CAMAC data acquisition hardware dictated that compatibility with CAMAC be maintained.
TEST UPGRADE T O EXISTING DIII-D SYSTEMS
Existing System: In each crate on the highway is a crate controller; the remaining slots of the crate may be loaded with
FIG. 1. DIII-D data acquisition path.
CAMAC-compatible modules including transient reorders, dual-port memories, programmable clocks, wave form generators, elapsed time counters and others. The serial highway in the existing system is a fiber optic link.
Digitizers, or transient recorders, comprise more than 96% of the existing CAMAC hardware linked to the MODCOMP CLASSICS and 32/85. Over 90% of shot data is obtained from two digitizer types: LeCroy 8212 32-channel Data Loggers and DSP Technology Traq 4012 systems. Each of these types provide 12-bit digitized sitmples which are padded to 16 bits and read by single-word or block read commands. Other non-digitizer CAMAC modules in the database include LeCroy 8801 dual-port memories.
Test System:
In the test configuration, the existing components of the Data Acquisition Computers block (Fig. 1) were replaced by a new computer and CAMAC highway driver. In 1993, GA purchased a MODCOMP RealStar 1000 computer incorporating a single-CPU Motorola 88100 RISC processor on a VME chassis. The operating system is MODCOMP's REAL/IX, an AT&T System V UNIX with real-time enhancements. The two-board Kinetic Manuscript received October 12, 1993. This is a report of work sponsored by the U.S. Department of Energy under Contract No.
DE-AC03-89EFL51114.
Systems model 2140 CAMAC serial highway driver plugs into the VME chassis. The test serial highway runs directly fiom the CAMAC crate controller to the highway driver without interposition of the fiber optic link. MOD-COMP has supplied a CAMAC software driver with an interface library which provides G or FOFtTRAN-callable routines similar to those available with the Kinetic Systems VAX-VMS CAMAC serial highway driver interface. Table I 
TEST SUMMARY

Requirements:
It was required that data stored in CAMAC devices be read without errors and that at a minimum the existing data transfer rate be doubled by the test combination of computer and highway driver. When the new enhanced serial crate controller was also installed in the test path, another doubling of the rate was expected.
Results:
The test computer and highway driver yielded transfer rates from three to more than ten times as fast as the existing components. Inclusion of the enhanced serial crate controller quadrupled these rates again, except for the LeCroy 8212 Data Logger, with which its enhanced mode was incompatible.
CAMAC MODULES TESTED
The modules tested included a LeCroy 8212 Data Logger, a Traq 4012 digitizer system and a LeCroy 8801 dual-port memory in three series of tests; first, functional tests to find sequences of commands to which the modules would respond correctly and consistently; second, tests of data transfer rate over the CAMAC serial highway; and third, a loop sequence which acquired about 1.5 Gbyte of data per test while accumulating error counts.
The tests included both the older standard Kinetic Systems Model 3952 L-2 crate controllers and the new enhanced model, version Z1-E. The CAMAC library commands, which are listed in Table I , included standard and enhanced block read services; both types could be used with an enhanced crate controller while only the standard commands were recognized by a standard controller. 16-bit data were both read and written during the test. The highway speed on the 2140 driver board was set to 5 MHz, byte serial.
FUNCTIONAL TESTS
Digitizer sequences followed the outline of; (1) set up, (2) start sampling, (3) stop sampling, and (4) read memory. Memory module sequences were: (1) write memory and (2) read memory. The sequences shown in Table I1 were obtained, for the most part, fiom the modules' instruction manuals and &om previous knowledge of using these modules on the older MODCOMP computers. Each sequence was tested, first by entering commands manually using an interactive diagnwtic test program, and subsequently by writing and running test codes which incorporated the same commands. When writing code to run the Traq 4012 digitizer, it was necessary to provide the recommended 0.5 msec delay between commands; otherwise, errors frequently occurred.
ERROR CHECKING
Several tests checked for pmsible errors stemming
First, the test codes reviewed the returned status from every call and displayed a message if any abnormality occurred. This type of message appeared if, for example, too many passes through a digitizer read loop were attempted. The memory address register automatically increments when each data word is read, and a "No-Q" or "No-X" status occurs in response t o an attempt to increment this register past the programmed memory per channel of the digitizer.
Second, test codes preloaded known values into read buffers and then overwrote the buffers with data from CAMAC. If the correct number of data samples were written into the buffer, a test then revealed that the preloaded values had been overwritten as desired. from CAMAC calls. Table I1 Command Sequences for Tested CAMAC Modules
Fimction Description
LeCmy 8212 Digitizer
F10
Clear LAM (look-at-me). F17
F9
start sampling.
F26
Stop sampling.
F10
Clear LAM.
F16
Sdect channel to read. read loop:
Set post-trigger samples, clock rate, and number of channels.
loop over channels:
F2
Read data (an argument specifies the number of samples Third, the dual port memory module was tested by writing a known sequence of data to it, then reading it back and looking for discrepancies.
Fourth, the output of a waveform generator was fed into digitizer inputs. The digitized values were scanned to verify that samples were not skipped, duplicated, or corrupted. This test method aided us in finding and correcting a problem we encountered when reading the Traq 4012 digitizer memory using a series of enhanced block reads.
ENHANCED BLOCK READS OF THE 4012 DIGITIZER
In testing of the Traq 4012 digitizer with the enhanced serial crate controller, a consistent error was found in the memory address register's updated value at the end of each block read pass. The error occurred only when using the enhanced "cabl6e" call, never with the standard "cab16" call. Because of this, and because the digitizer memory can be repeatedly read after the "setup," "start sampling," and "stop sampling" steps are complete, the error can be detected and understood easily.
The procedure was to input a waveform voltage to an input channel and assign 256 ksample of memory to the channel. The input was sampled long enough to fill the memory and then the digitized data was read over CAMAC in blocks of 16 ksample, first using 16 standard "cabl6" block read commands. Then the same digitized data was read again using 16 enhanced "cablbe" commands.
The "cabl6" standard commands completed correctly, but the last "cabl6e" enhanced command returned a "Nc-Q" error. A comparison of the returned data blocks, which should be identical for both types of read commands, showed that each "cabl6" pass caused the memory address register to advance correctly, by 16384, but that each "cabl6e" pass was advancing the register by three extra words. On the last pass, the register was reaching the limit of 256 ksample before the block read was complete. No samples were skipped within each pass; the three-word gaps were always between passes.
This situation was corrected by setting the Traq 4012's memory register address between read passes with an F17 command. The data rate penalty is small if a large read block size is chosen. The error does not occur at all if the read block size is equal to the memory per channel and only one read pass is required.
READING THE 8212 DIGITIZER
Under some conditions, the high speed of the test computer and highway driver sometimes exceeded the capability of the 8212 32-channel digitizer. A block-read command to read a single channel succeeded only if the module was set up for 4 channels, rather than 8, 16, or 32. Since channel data are interlaced in memory, response was too slow at higher channel settings and No-Q status was returned. The problem was solved by using the 8212's streamread mode, which returns sequential memory values from which individual channel data can be extracted.
The 8212 memory could not be read at all in enhanced mode with the enhanced crate controller. Errors occurred in data returned by either stream or channel read requests. However, the module could be r e d using regular (non-enhanced) software calls with the enhanced crate controller.
DATA THROUGHPUT TESTS
When testing data transfer rates over CAMAC highways, program overhead was minimized in order to attain the fastest possible rates on both existing and new systems. Read block sizes on the new system were larger than on the existing CAMAC, but neither system showed significant sensitivity to reasonable variation in block size. All rates are shown in kilosamples per second; a sample is passed in a 16-bit word. Error rates were zero. 
RELIABILITY TESTS
A test loop reads the three modules listed in Table IV in sequence; the code makes 1200 passes through this loop to simulate fifty "shots," each of 30 Mbyte. Error counts are accumulated throughout the run and reported on completion. The first three tests described under "Error Checking" above are performed at each read pass. A zero error rate has consistently been achieved.
CONCLUSIONS
The test data acquisition system has performed successfully and will provide capability for database expansion. The functional and reliability checking of other CAMAC modules will be performed. A further goal is to transfer all timing and control functions from the old acquisition system to the new in order to realize higher tokamak availability and, when desired, a more rapid shot repeat rate.
